clock_divider.vhdl File Reference

Entities
clock_divider	entity
	A simple clock divider that takes an input clock and outputs a slower clock signal where each rising edge of the output clock happens after divide_by rising edges from the input clock, and the output is held high for another divide_by rising edges of the input clock. More...
clock_divider.rtl	architecture